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Abstract-As gate dielectrics are scaled to a few atomic layers and the channel 
doping is increased to mitigate short channel effects, high vertical electric fields 
cause considerable mobility degradation through surface roughness scattering in 
silicon MOSFETs. This high field mobility degradation is known to influence the 
harmonic distortion through higher order drain current derivatives. Failure to 
take these higher order derivatives into account can cause significant error in the 
predictive evaluation of linearity (VIP3) in MOSFETs. Electrical measurements 
are used to extract the 2nd order mobility degradation factor (θ2) from strained 
silicon MOSFETs with different germanium contents. Linearity and high-field 
mobility degradation are shown to be independent of strain in spite of atomic 
force microscopy measurements showing that the surface roughness root-mean-
square amplitude increases with the germanium content. It is also shown that θ2 
is required for the accurate modelling of linearity. The impact of oxide thickness 
on linearity is also investigated through θ2. In this paper, an analytical 
relationship between θ2 and the effective oxide thickness is developed and 
validated by electrical measurements on MOSFETs with different oxide 
thicknesses and θ2 values from the literature. Using the extracted θ2 values as 
inputs to analytical MOSFET models, a correlation between the oxide thickness 
and linearity is analyzed.  
 
 
 
 
 
Index Terms – Distortion, Linearity, Mobility degradation, Strained Silicon. 
INTRODUCTION 
The miniaturization of the metal oxide on semiconductor field effect transistor 
(MOSFET) has made complimentary metal oxide on semiconductor (CMOS) devices 
considerable radio frequency (RF) contenders where bipolars and high-electron-
mobility-transistors are traditionally dominant [1, 2]. Strain engineering in deep 
submicrometer CMOS devices has further improved the high speed performance 
required for RF implementation [3]. However in analog/mixed-signal applications, 
other metrics like noise and linearity are important [4-6]. Linearity is particularly of 
interest in CMOS devices since MOSFETs exhibit better linearity than bipolars [2]. In 
a perfectly linear MOSFET, a signal with a single harmonic at the input would yield 
an output signal at the same frequency. However, since MOSFETs are not perfectly 
linear, the output signal usually contains higher order harmonics that may interfere 
with the fundamental. These higher order harmonics are related to the higher order 
derivatives of the drain current with respect the terminal voltages according to 
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where DSi is the drain-source current, mg  is the transconductance and GSv  is the small 
signal gate-source voltage. Distortion analysis is important for analog MOSFETs 
since higher order harmonics at the output can cause interference with fundamental 
harmonic thereby resulting in inter-modulation distortion and degrading the signal 
integrity of the system. Of the higher order harmonics, the most important is the 3rd 
order harmonic due to the fact that a signal close in frequency to the fundamental 
signal at the input of a MOSFET will have a third order intermodulation harmonic at 
the output of the MOSFET that will be close in frequency to the fundamental. Various 
figures of merit have been developed to quantify the linearity of RF transistors. The 
third order intercept point (IP3) is defined as the input power level at which the 
fundamental harmonic and the third order harmonic have equal power levels at the 
output. This is usually determined from extrapolations of RF power measurements. 
Another indicator of linearity is the VIP3 which is defined as the extrapolated gate 
voltage (VGS) bias at which the amplitudes of the 1st and 3rd order derivatives of IDS 
are equal [2, 7-11]. The VIP3 can be measured from MOSFET DC IDS vs. VGS 
characteristics and is given by  
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It has been shown that accounting for mobility degradation accurately is 
essential for understanding the distortion characteristics of MOSFETs [7]. Since 
applications that require low distortion use strongly inverted MOSFETs (where 
linearity is highest), surface roughness scattering becomes the important mobility 
limiting mechanism in the determination of linearity. Gate dielectric scaling and 
higher substrate doping has increased the transverse electric fields and hence, mobility 
degradation from surface roughness scattering. A 2nd order mobility degradation 
model was developed to account for mobility reduction related to (VGS-VTH)2 at high 
vertical fields where VTH is the threshold voltage [12]. The effective mobility, µEFF 
can be expressed as 
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where θ1 is the 1st order mobility degradation factor (MDF), θ2 is the 2nd order MDF 
and µO is the low field mobility. Previous accounts of modelling mobility degradation 
from surface roughness scattering used only the 1st order MDF model which can be 
derived from equation 3 by assuming θ2=0 [13-15]. However, as the gate dielectric is 
thinned, the amplitude of the semiconductor surface asperities at the dielectric 
interface becomes a larger proportion of the total dielectric thickness hence 2nd order 
effects become non-negligible. The model in equation 3 was shown to account more 
accurately for mobility degradation in thin gate dielectric MOSFETs and has been 
used in other studies [16-18]. In this paper, the linearity of strained Si nMOSFETs is 
assessed, the 2nd order MDF (θ2) is extracted for 2.5 nm thick oxides and a MOSFET 
model is used to assess the importance of θ2 in the predictive modelling of linearity 
for CMOS devices. Also, an analytical model is developed relating θ2 to the oxide 
thickness and is validated by experimental measurements of θ2 together with values 
taken from literature. 
 
DEVICE FABRICATION 
Si control and strained Si nMOSFETs on Si1-xGex strain relaxed buffers 
(SRBs) with x=0.15, 0.20 and 0.25 are co-fabricated in a CMOS process flow. The 
SiGe SRBs where grown by low-pressure chemical vapour deposition with SiH4 and 
GeH4 as pre-cursors. The total thickness of the SiGe SRBs was 4 µm with the 
compositional grading done to a thickness of 2.5 µm and a 1.5 µm layer of constant 
composition SiGe upon which 10 nm of tensile strained Si layers are deposited. The 
tensile strain is confirmed by Raman spectroscopy. Atomic force microscopy (AFM) 
measurements with different scan sizes were performed on the strained Si wafers. 
Table 1 shows the results of the AFM scan. The rms roughness amplitude is 
proportional to the germanium content. It is known that cross-hatching resulting from 
strain relaxation in the underlying virtual substrate increases the surface roughness 
amplitude in strained Si MOSFETs hence, these results are not surprising [19, 20]. 
The gate oxide is grown by thermal oxidation to an effective oxide thickness (EOT) of 
2.5 nm which is confirmed by gate-bulk capacitance measurements. The gate 
polysilicon was deposited; after which source-drain arsenic LDD and boron anti-
punch-through pocket implantation was performed. The next process steps were the 
silicon nitride side wall spacer formation, source-drain HDD implantation and cobalt 
silicidation done at 1000 °C for 30s. Contact was made with the MOSFET through 
tungsten plugs with titanium nitride barriers lining the contact via. The back end 
metallisation consisted of aluminium and copper. 
 
RESULTS AND DISCUSSION 
 Using the split CV technique with series resistance corrections, the effective 
mobility is extracted for the Si control and strained Si nMOSFETs [21]. Fig. 1 shows 
the effective mobility as a function of the vertical effective field for all the devices. It 
can be seen from Fig. 1 that the effective mobility is proportional to the Ge content 
(strain) over the entire range of vertical field. The gate-channel capacitance and gate-
bulk capacitance measurements used in the calculation of the inversion charge density 
and vertical effective fields were done on 10 µm (W) by 10 µm (LG) nMOSFETs 
biased at 25 mV drain voltage.  
The 2nd order mobility degradation factor is extracted using a technique 
introduced by McLarty et al [12]. The starting point of the technique is the drain 
current linear model (low VDS and high VGS) for strongly inverted MOSFETs 
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where W is the gate width, LG is the gate length, COX is the gate dielectric capacitance 
density and VDS is the drain voltage. Substituting equation (3) into (4), the 1st order 
and 2nd order derivatives of the inverse of the drain current (IDS-1) with respect to VGS 
is calculated as 
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2θ  is extracted from equation 5 as the x-axis intercept of the linear plot of 
( )1−∂ DSI / GSV∂  against (VGS-VTH)-2 whereas 0µ  is extracted from the slope of the 
straight line. The threshold voltage can be extracted by calculating the 2nd derivative 
of the inverse of the drain current (IDS-1) with respect to VGS and plotting (δ2(IDS-1)/ δ 
VGS2)-1/3 as a linear function of VGS. The threshold voltage is the intercept of the 
extrapolated linear plots with the VGS axis. 
 Fig. 2(a) and Fig. 2(b) show the plots of ( )1−∂ DSI / GSV∂  against (VGS-VTH)-2 for 
0.5 µm (LG) Si control and strained Si nMOSFETs biased at 50 mV VDS. A low drain 
voltage is used because the MOSFET channel must be biased in strong inversion 
(linear mode) for the model in equation 4 to be applicable. It can be seen from Fig. 
2(a) that the slopes of the lines reduce as the Ge composition (or strain content) 
increases. This observation correlates with equation 5 where it can be seen that the 
slope LG/(WµOCOXVDS) is inversely proportional to the low field mobility. The 
extracted low field mobility, shown in table 2, is proportional to strain and is on 
average 100% higher than the effective mobility. The 2nd order MDF and low field 
mobility are respectively extracted from the x-axis intercepts and slopes in Fig. 2 (a). 
Fig. 2(b) is an enlarged version of Fig. 2(a), showing how the values of θ2 are read off 
from the x-axis intercepts. When calculating the slope and intercept from Fig. 2(a), it 
is important to only consider measurement points at least 500 mV above the threshold 
voltage. This corresponds to (VGS-VTH)2 < 4 V-2 in Fig. 2. This is because the 
MOSFET model in (4) applies to only MOSFETs in strong inversion and mobility 
degradation from the vertical effective field applies only at high VGS. It can be seen 
from Fig. 2(b) that the values of θ2 vary from 0.28 V-2 to 0.29 V-2 for the Si control 
and strained Si nMOSFETs. θ1 is also calculated by substituting the experimentally 
extracted values of µEFF, µO and VGS-VTH (which is approximately 1.5 V at an EEFF of 
1.8 MVcm-1) into equation 3. The values of θ1, θ2 and µEFF can also be seen in table 2.   
Fig. 2(b) and Table 2 show that the values of θ2 for the Si control and strained 
Si nMOSFETs are within 2% of each other, hence it can be assumed that θ2 is 
independent of strain. Since the MOSFETs under investigation here are co-processed 
(the same EOT, pocket implant and substrate doping), the only factor that may 
influence mobility degradation differently would be the different surface 
morphological properties (rms roughness amplitude and correlation length). However, 
in spite of the increasing AFM measured surface roughness with Ge content (strain), 
the mobility enhancement is maintained in the strained Si devices. High mobility 
enhancement in strained Si MOSFETs at high vertical fields (in the surface-roughness 
scattering regime) has led researchers to propose that strained Si MOSFETs have 
“smoother” surfaces compared with Si control MOSFETs [22, 23]. Lower surface 
roughness amplitudes and longer correlation lengths were required to match simulated 
high field mobilities with measured high field mobilities in strained Si MOSFETs 
[22]. Smoother surfaces in strained silicon are assumed because the mobility 
enhancement mechanism (reduced phonon scattering from ∆2-∆4 conduction band 
splitting) can explain mobility enhancement at medium vertical fields (where phonon 
scattering is the dominant mobility limiting mechanism) but not at high vertical fields 
(where surface roughness scattering is the dominant mobility limiting mechanism). 
Furthermore, the band-splitting due to quantum confinement at high vertical fields 
renders the band splitting from tensile strain redundant [23]. Although the 
measurements here indicate that mobility degradation is independent of strain, more 
advanced MOSFET models than (1) and more advanced mobility models than (2) 
would be needed to understand the impact of strain/germanium-related surface 
morphological properties on the high field mobility in strained Si layers.  
Fig. 3 shows the extraction of VTH for the Si control and strained Si 
nMOSFETs based on equation 6. Since, the devices are process matched, it is 
expected that the VTH will reduce as the Ge content in the Si1-xGex SRB increases. 
This is due to the increase in the electron affinity with tensile strain. Table 2 also 
shows the VTH values extracted from Fig. 3. The VTH values extracted from Fig. 3 
agree well with VTH values extracted using the linear transconductance method.  
 The linearity (VIP3) of the Si control and strained Si nMOSFETs is measured 
according to (2). The transconductance (gm) and the 2nd derivative of the 
transconductance (gm3) are used to calculate the linearity. Fig. 4 shows the VIP32 as 
functions of the gate voltage overdrive for the 0.5 µm gate length Si control and 
strained Si nMOSFETs with 50 mV VDS. The characteristic peak in the VIP32 plot of 
Fig. 4 indicates when the 2nd order derivative of the transconductance (gm3) crosses 
the zero mark [8, 9]. VIP3 is low in weak inversion (left side of the peak) due to the 
exponential relationship between IDS and VGS (IDS is a diffusion current). VIP32 
increases in strong inversion because the exponential relationship between IDS and VGS 
becomes parabolic (IDS is a drift current). The peaks in the VIP32 characteristics of the 
measured devices in Fig. 4 occurs at VGS=VTH, thereby indicating the change from a 
diffusion current to a drift current i.e. the onset of moderate inversion or the triode 
part of the IDS vs. VGS characteristic. As can be seen from Fig. 4, there is no difference 
in the VIP32 characteristics hence VIP3 is independent of strain. This is not surprising 
since mobility is proportional to both gm and gm3, hence, it is removed by the ratio in 
equation 2. Also, it has already been shown in Fig. 2 that mobility degradation is 
independent of strain. It has been shown that VIP32 depends on the oxide thickness and 
substrate doping, (i.e. the body factor) both of which affect the vertical electric field 
[5]. Fig. 5 shows the measured gm and gm3 for the Si control MOSFET illustrating the 
positive and negative peak of gm3. The region to the right of the maximum 
transconductance in Fig. 5 is dominated by surface roughness scattering hence, the 
magnitude of mobility degradation determines the slope of the negative 
transconductance. 
The importance of taking the 2nd order MDF into account in the predictive 
modelling of VIP32 is shown by using a single-piece semi-empirical MOSFET model 
which is valid from weak inversion to strong inversion [9, 24]. 
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m is the body factor (m =1.16 for an oxide thickness of 2.5 nm and for a substrate 
doping of 5x1017 cm-3), LG is 500 nm, VDS=50 mV and ΦTH is the 300 K thermal 
voltage (26 mV). Fig. 6 shows gm and gm3 calculated using the model in equation 7 
with θ1=0.6 V-1 and θ2=0.3 V-2. The similarity between the calculated characteristics 
of Fig. 6 and the measured characteristics of Fig. 5 was obtained by tuning θ2 to the 
measured value. Fig. 7 shows a comparison between the measured VIP32 characteristic 
and the calculated VIP32 characteristics with θ2=0 V-2 and θ2=0.3 V-2. It can be seen in 
Fig. 7 that the calculated characteristic matches the measured characteristic only with 
θ2 taken into account (θ2=0.3 V-2). The calculated VIP3 with θ2=0 V-2 exhibits high 
VIP3 in strong inversion which is not representative of the measured characteristic. Fig. 
8 shows the calculated VIP32 as a function of VGS for different values of θ2. It can be 
seen in Fig. 8 that VIP32 reduces significantly as θ2 increases. Fig. 7 and Fig. 8 show 
that it is necessary, in the predictive modelling of linearity, to take θ2 into account as 
linearity can easily be over-estimated. 
The effective mobility of a carrier in a MOSFET is determined by coulomb 
scattering from ionized impurities, phonon scattering from lattice vibrations and 
surface roughness scattering from surface asperities at the Si/SiO2 interface [25]. This 
can be expressed, according to the Matthiessen’ rule, as  
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where θPH and θSR are empirical parameters [7]. The interface between the silicon 
channel and the gate dielectric is not atomically smooth; hence, carriers scatter against 
surface asperities in strong inversion conditions. These Si channel surface asperities 
can be characterised by the root-mean-square roughness and the correlation length 
[26]. Surface roughness can be modelled as variations in oxide thickness, hence 
carriers transiting along the channel will be perturbed by a change in potential that is 
proportional to the average roughness amplitude [26, 27]. According to the Fermi 
golden rule, the scattering rate is proportional to the square of the perturbation 
potential resulting from the surface roughness [28]. Under high vertical fields, n in 
equation 8 is usually 2 for electrons and 1 for holes [7, 25, 26, 28, 29]. Under such 
conditions, equation 8 can be re-written for electrons as 
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The vertical effective field for a MOSFET in inversion can be expressed as 
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QB is the depletion charge density (0.39 µC.cm-3 for a substrate doping, NA, of 
5x1017cm-3), Siε  is the dielectric constant of silicon, COX is the gate dielectric 
capacitance density (1.42 µF.cm-2 for an EOT of 2.5 nm) and η  is 0.5. Substituting 
equation 10 into 9, the effective mobility can be re-written in the form of equation 3 
with the following expressions for the low field mobility, the 2nd and 1st order MDF. 
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In the pioneering work of mobility degradation analysis by Fu [13], a similar 
expression to equation 13 was developed for θ1 as shown below 
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l is the mean free path, T is the temperature, K is Boltzmann’s constant and b is a 
constant that depends on the ratio of the mean free path to the inversion layer depth. B 
in [13] was found to be 6.41×10-6 cm.V-1 assuming a mean free path and inversion 
layer depth of 5 nm. Comparing equation 13 with the formulation in [13], the 
following expression can be derived for θSR 
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N accounts for the numerical constant difference between the derivation of θ1 in this 
study and that in [13]. Solving equation 14 using the value of B calculated in [13], θSR 
is calculated to be approximately 17×10-12 cm2.V-2. Substituting θSR=17×10-12 cm2.V-2 
into equations 12 and 13, solving for θ1 and θ2 yields 2.5 V-1 and 2.3 V-2 respectively. 
This is much higher than what was measured. Adjusting N to 0.34 and θSR to 0.8×10-12 
cm2.V-2, solving for θ1 and θ2 yields 0.6 V-1 and 0.3 V-2 respectively (much closer to 
the measured values). For θSR = 0.8×10-12 cm2.V-2,QB2θSR/εSi2 << 1, hence, equations 
11, 12 and 13 can be approximated as  
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It can be observed that in equations 12 and 13 that θ1 and θ2 are inversely 
related to the gate dielectric thickness. This is expected since the vertical effective 
field increases as the gate dielectric is scaled. What is also interesting to note is that 
the dielectric constant of the gate insulator is directly proportional to θ1 and θ2. This is 
important for advanced technology nodes that used high-k gate dielectrics. To 
experimentally characterise the dependence of on θ2 on tOX, θ2 is extracted from a 1.4 
nm and a 6 nm thick gate oxide nMOSFET. Although the MOSFETs were not 
fabricated in the same process flow, the comparison serves as the first approximation 
of the θ2 vs. tOX relationship. Fig. 9 shows the measured θ2 as a function of tOX for the 
1.4 nm, 2.5 nm and 6 nm nMOSFETs together with measurements taken from 3.5 nm 
and 10 nm gate oxide MOSFETs in literature [12]. It should be noted that since these 
MOSFETs are not co-fabricated, they will exhibit different θSR values due to different 
surface roughness amplitudes and correlation lengths i.e. θSR will be unique for each 
process. However, a universal trend can be observed with θ2 increasing as tOX is 
reduced. Also shown in Fig. 9 is the θ2 vs. tOX calculated by equation 12 with θSR = 
1×10-12 cm2.V-2 and QB =0.39 µC.cm-3. It can be seen in Fig. 9 that there is good 
agreement between the measured and modelled θ2 vs. tOX relationship.  
The linearity of the 6 nm and 1.4 nm oxide MOSFETs is also measured. It has 
been shown in Fig. 7 and Fig. 8 that VIP3 reduces as θ2 increases. Fig. 10 shows the 
VIP32 as a function of VGS-VTH for 1.4 nm, 2.5 nm and 6 nm oxide MOSFETs. It can be 
seen in Fig. 10 that VIP32 reduces with the oxide thickness. At VGS-VTH =1.25 V, there 
is a difference of at least an order of magnitude between the VIP32 of the MOSFETs.  
 
CONCLUSIONS 
The results in this paper show the importance of the 2nd order MDF in the 
predictive modelling of linearity in ultra-thin gate dielectric MOSFETs. The 2nd order 
MDF and low field mobility has been extracted from strained Si MOSFETs with 2.5 
nm silicon dioxide gate dielectrics and varying germanium composition. The results 
indicate that mobility degradation and linearity is independent of strain and is 
dominated by oxide thickness. A semi-empirical MOSFET model calibrated with the 
measured parameters is used to further understand the impact of the 2nd order MDF on 
linearity. It was shown that linearity reduces substantially as the 2nd order MDF is 
increased. An analytical relationship between the 2nd order MDF and the gate 
dielectric thickness is developed. It is shown that the 2nd order MDF is inversely 
proportional to the oxide thickness. Measurements of the 2nd order MDF from 
MOSFETs with different oxide thicknesses and values taken from literature are used 
to validate the accuracy of the model. The model also indicates that linearity will be 
reduced in MOSFETs with high-k dielectrics due to the increased dielectric constant. 
MOSFET models must take account of the 2nd order MDF as these results show that 
linearity can easily be over-estimated.  
 
ACKNOWLEDGEMENT 
The authors are grateful to MEMC for wafer growth and AFM characterisation and 
are grateful to ATMEL for device fabrication. 
 
 
 
 
 
 
 
 
 
 
 
 
 
REFERENCES 
[1] Woerlee, "RF CMOS performance trends," IEEE Trans.  Electron Devices, 
vol. 48, pp. 1776-1782, 2001. 
[2] Murmann, "Impact of scaling on analog performance and associated 
modelling needs," IEEE Trans. Electron Devices, vol. 53, 2006. 
[3] K. Rim, J. Hoyt, and J. Gibbons, "Analysis and fabrication deep submicron 
strained Si n-MOSFETs," IEEE Trans.  Electron Devices, vol. 47, pp. 1406-
1415, 2000. 
[4] S. Kang, B. Choi, and B. Kim, "Linearity analysis of CMOS for RF 
application," IEEE Transactions on Microwave Theory and Techniques, vol. 
51, pp. 972-978, 2003. 
[5] R. Langevelde, L. Tiemeijer, M. Knitel, R. Roes, Woerlee, and D. Klaassen, 
"RF distortion in deep submicron CMOS technologies," in IEDM Tech. Dig., 
pp. 807-810, 2000. 
[6] C. Choi, Z. Yu, and R. Dutton, "Impact of poly gate depletion on MOS RF 
linearity," IEEE Electron Device Lett, vol. 24, pp. 330-332, 2003. 
[7] R. Langevelde and F. Klaassen, "Effect of gate field dependent mobility 
degradation on distortion analysis in MOSFETs," IEEE Trans.  Electron 
Devices, vol. 44, pp. 2044-2052, 1997. 
[8] B. Toole, C. Plett, and M. Cloutier, "RF circuit implications of moderate 
inversion enhanced linear region in MOSFETs," IEEE Trans.  Circ. Systems, 
vol. 51, pp. 319-328, 2004. 
[9] B. Toole and M. Cloutier, "RF circuit implications of a low current linearity 
"sweet spot" in MOSFETs," ESSCIRC, pp. 619-622, 2002. 
[10] X. Xi, K. Cao, X. Jin, H. Wan, M. Chan, and C. Hu, "Distortion simulation of 
90nm nMOSFET for RF application," IEEE, pp. 247-250, 2001. 
[11] W. Ma and S. Kaya, "Impact of device physics on DG and SOI MOSFET 
linearity," Solid State Electron., vol. 48, pp. 1741-1746, 2004. 
[12] P. McLarty, S. Cristoloveanu, O. Faynot, V. Misra, J. Hauser, and J. Wortman, 
"A simple parameter extraction method for ultra-thin oxide MOSFETs," Solid 
State Electron., vol. 38, pp. 1175-1177, 1995. 
[13] K. yu, "Mobility Degradation due to the Gate Field in the Inversion Layer of 
MOSFETs," IEEE Electron Device Lett., vol. 3, pp. 292-293, 1982. 
[14] G. Ghibaudo, "A New Method for the Extraction of MOSFET Parameters," 
IEEE Electronic Letters, vol. 24, pp. 543-545, 1988. 
[15] G. Kar, S. Maikap, S. Banerjee, and S. Ray, "Series resistance and mobility 
degradation factor in C-incorporated SiGe heterostructure p-type metal oxide 
semiconductor field effect transistors," Semicond. Sci. Tech, vol. 17, pp. 938-
941, 2002. 
[16] T. Ernst, S. Christoloveanu, G. Ghibaudi, T. Oussie, S. Horiguchi, Y. Ono, Y. 
Takahashi, and K. Murase, "Ultimately Thin Double-Gate SOI MOSFETs," 
IEEE Trans. Electron Devices, vol. 50, pp. 830-838, 2003. 
[17] F. Lime, C. Guiducci, R. Clerc, G. Ghibaudo, C. Leroux, and T. ernst, 
"Characterization of effective mobility by split (CV) technique in NMOSFETs 
with ultra-thin gate oxides," Solid State Electron., vol. 47, pp. 1147-1153, 
2003. 
[18] F. Lime, K. Oshima, M. Casse, G. Ghibaudo, S. Christoloveanu, B. 
Guillamourt, and H. Iwai, "Carrier mobility in advanced CMOS devices with 
metal gate and HfO2 gate dielectric," Solid State Electron., vol. 47, pp. 1617-
1621, 2003. 
[19] S. Olsen, A. O'Neill, D. Norris, A. Cullis, N. Woods, J. Zhang, K. Fobelets, 
and K. H, "Strained Si/SiGe n-channel MOSFETs: impact of cross-hatching 
on device performance," Semicond. Sci. Technol., vol. 17, pp. 655-661, 2002. 
[20] Currie, "Carrier mobilities and process stabilities in strained n and p-
MOSFETs fabricated on SiGe virtual substrates," J. Vac. Sci. Technol., vol. 
19, 2001. 
[21] D. Schroeder, "Semiconductor material and device characterization," Wiley, 
1998. 
[22] J. Watling, L. Yang, M. Borici, R. Wilkins, A. Asenov, J. Barker, and S. Roy, 
"The impact of interface roughness scattering and degenracy in relaxed and 
strained Si n MOSFETs," Solid State Electron., vol. 48, pp. 1337-1346, 2004. 
[23] M. Fischetti, F. Gamiz, and W. Hansch, "On the enhanced mobility in strained 
silicon inversion layers," J. Appl. Phys., vol. 92, pp. 7320-7324, 2002. 
[24] Y. Tsividis, "Operation and modelling of the MOS Transistor," 1999. 
[25] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of 
inversion layer mobility in Si MOSFETs: Part II- Effects of surface 
orientation," IEEE Trans. Electron Devices, vol. 41, pp. 2363-2368, 1994. 
[26] G. Mazzoni, A. Lacaita, L. Perron, and A. Pirovano, "On surface roughness 
limited mobility in highly doped nMOSFETs," IEEE Trans. Electron Devices, 
vol. 46, pp. 1423-1428, 1999. 
[27] T. Yamanaka, S. Fang, H. Lin, J. Snyder, and C. Helms, "Correlation between 
inversion layer mobility and surface roughness measured by AFM," IEEE 
Electron Device Lett., vol. 17, pp. 178-180, 1996. 
[28] A. Pirovano, A. Lacaita, G. Ghidini, and G. Tallarida, "On the correlation 
between surface roughness and inversion layer mobility in Si nMOSFETs," 
IEEE Electron Device Lett., vol. 21, pp. 34-36, 2000. 
[29] C. Yue, M. Agostinelli, G. Yeric, and A. Tasch, "Improved universal 
MOSFET electron mobility degradation models for circuit simulations," IEEE 
Trans. Comp. Aided design of integrated circuits and systems, vol. 12, pp. 
1542-1546, 1993. 
 
 
 
 
 
 
 
        
 
 
 
 
 
 
 
TABLE 1 
AFM MEASUREMENTS 
AFM Scan size 
Ge=15% 
RMS (nm) 
Ge=20% 
RMS (nm) 
Ge=25% 
RMS (nm) 
Max St dev Max St dev Max St dev 
1x1 µm2 0.20 0.01 0.23 0.04 0.23 0.04 
3x3 µm2 0.21 0.02 0.40 0.12 0.43 0.06 
10x10 µm2 0.28 0.05 0.39 0.09 0.83 0.14 
30x30 µm2 0.40 0.09 0.61 0.15 0.89 0.10 
100x100 µm2 0.70 0.05 0.90 0.09 1.20 0.22 
  
  
 
 
TABLE 2 
PARAMETERS EXTRACTED  
Device µO (cm2V-1S-1) µEFF (cm2V-1S-1) θ2 (V-2) θ1 (V-1) VTH (V) 
Si 230 125 0.28 0.63 0.40 
Ge=15% 515 250 0.29 0.59 0.34 
Ge=20% 569 280 0.28 0.61 0.30 
Ge=25% 594 310 0.28 0.57 0.28 
      
      
            
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
Fig. 1. The effective mobility as a function of the vertical effective field for the Si 
control and strained Si nMOSFETs on Si1-xGex SRBs for x=0.15, 0.20 and 0.25. The 
effective mobility is proportional to strain. 
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Fig. 2(a). ( )1−∂ DSI / GSV∂  plotted as a function of (VGS-VTH)-2 for Si control and strained 
Si nMOSFETs. The low field mobility is inversely proportional to the slope of the 
line and θ2 can be extracted from the x-axis intercepts. 
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Fig. 2(b). An enlarged version of Fig. 2(a) showing the intercepts of the straight lines 
with the x axis. The 2nd order MDFs extracted for all the MOSFETs is approximately 
0.29 V-2. 
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Fig. 3. The extraction of the threshold voltage from the x axis intercepts. The VTH 
extracted reduces as the strain content increases. VTH extracted agrees with values 
extracted using linear transconductance. 
 
M.O Alatise et al 
0
5
10
15
20
25
30
35
0.25 0.35 0.45 0.55 0.65 0.75 0.85 0.95 1.05 1.15 1.25
(d
2
/ 
d
V
G
S
2
(1
/I
D
S
))
-1
/3
x
1
0
3
 A
1
/3
V
2
/3
Gate voltage, VGS (V)
Si
Ge=15%
Ge=20%
Ge=25%
LG=500 nm 
VDS=50 mV 
  
 
 
 
 
 
 
 
 
 
Fig. 4. VIP32 as a function of the gate voltage overdrive for strained Si and Si control 
nMOSFETs. There is no impact of strain on the VIP32. 
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Fig. 5. Measured gm and δ2gm/δVGS2 as functions of VGS-VTH for the Si control 
MOSFET.  
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Fig. 6. Calculated gm and δ2gm/δVGS2 as functions of VGS-VTH. The semi-empirical 
MOSFET model is calibrated with measured parameters.  A θ2 of 0.3 V-2 is required 
to match the shape of the calculated characteristics with the measured one. 
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Fig. 7. A comparison of measured VIP32 characteristics and calculated VIP32 
characteristics with θ2=0.28 V-2 and θ2=0 V-2. There is a match between the calculated 
VIP32 and measured VIP32 only when θ2 is tuned to the measured value. 
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Fig. 8. The calculated VIP32 characteristics shown as functions of θ2. VIP32 reduces 
significantly as θ2 increases. The linearity can be overestimated without taking θ2 into 
account. 
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Fig. 9. The calculated and measured θ2 values shown as functions of the oxide 
thickness. θ2 increases as the oxide thickness is decreased and there is good matching 
between the calculated and measured data. 
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Fig. 10. VIP32 as functions of VGS-VTH for 1.4 nm, 2.5 nm and 6 nm gate oxide 
MOSFETs. VIP32 increases with the oxide thickness because θ2 reduces as oxide 
thickness increases. 
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Fig. 1. The effective mobility as a function of the vertical effective field for the Si 
control and strained Si nMOSFETs on Si1-xGex SRBs for x=0.15, 0.20 and 0.25. The 
effective mobility is proportional to strain. 
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